Panasonic dBs Instrucciones de operaciones Pagina 139

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 148
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 138
Panasonic Digital Business System - Operating Instructions
March 1997 Issue 24
139
Appendix A - Analogue Network Disconnect Clear Signalling*
With the advent of systems which can connect trunk to trunk on the analogue network it is important that CPC signalling is
understood by installation and maintenance engineers. This will allow a smoother installation or upgrade. These notes do not
apply to ISDN lines where the signalling is taken care of by the D channels.
CPC or calling party clearing is also known by the names Clear Disconnect or Disconnect Clear. In an ideal situation this is a
period of zero current flow for between 100ms and 800ms dependant upon the network exchange settings. This is electrically
equivalent to a short disconnection of the exchange line.
The SBS and DBS can be programmed to ‘see’ a CPC period of 50ms or more and use this to detect the end of an incoming
call. See the appropriate Installation and Programming Manuals for details.
Briefly for DBS FF2 1# (line)# 15# 1#
Briefly for SBS Mode 1 0602# 2# Trunk to trunk end type
Mode 2 (01-04)20# 2# Incoming call end type
Mode 2 (01-04)21# 2# Exchange line disconnect signal detection
Mode 2 (01-04)22# 0# Break detection timer
Breifly for KXT308 Register 20 * SELECT enable MEMORY END
Breifly for KXT616 Register 36 NEXT * SELECT enable MEMORY END
Breifly for KXT1232 Register 55 NEXT * 11 MEMORY END
Register 92 NEXT * enable MEMORY END
Breifly for KXTD1232 Register 405 NEXT * 12 MEMORY END
Register 415 NEXT * SELECT enable MEMORY END
50ms is the minimum detection time to avoid erroneous clearing due to spurious line conditions. If required, longer detection
times can be specified, but with this minimum setting any period of 50ms of zero current will clear the incoming call. Any
longer setting at the network exchange is fine so in many cases the default setting 800ms can be left in place as the system
needs only a 50ms block within this time.
The diagrams following show the line voltages for the A and B wires on an incoming call to better show what occurs.
Vista de pagina 138
1 2 ... 134 135 136 137 138 139 140 141 142 143 144 ... 147 148

Comentarios a estos manuales

Sin comentarios